Channel length ͑L ch ͒ dependence of hot-carrier-induced degradation in n-type drain extended metal-oxide-semiconductor ͑DEMOS͒ transistors stressed under high drain voltage and high gate voltage is investigated. On-resistance degradation is reduced in longer L ch device, however, threshold voltage shift ͑⌬V T ͒ is greater. Charge pumping data reveal that electron trapping in gate oxide above channel region is responsible for ⌬V T . Simulation results show that longer L ch device exhibits enhanced vertical electric field ͑E y ͒, i.e., enhanced hot-electron injection, in channel region due to the alleviation of Kirk effect. Results presented in this letter reveal that enhanced ⌬V T driven by enhanced channel E y may become a serious reliability concern in DEMOS transistors with longer L ch . © 2008 American Institute of Physics. ͓DOI: 10.1063/1.3040693͔ Drain extended metal-oxide-semiconductor ͑DEMOS͒ transistors are usually used in smart-power applications because they can be easily integrated into standard complementary MOS ͑CMOS͒ process.
Drain extended metal-oxide-semiconductor ͑DEMOS͒ transistors are usually used in smart-power applications because they can be easily integrated into standard complementary MOS ͑CMOS͒ process.
1-3 DEMOS transistors are prone to hot-carrier-induced degradation especially for devices operated under high drain voltage ͑V d ͒ and high gate voltage ͑V g ͒ because Kirk effect may become significant. 4 It has been reported that devices with significant Kirk effect exhibit serious on-resistance ͑R on ͒ degradation. 5 To suppress Kirk effect for a better reliability, devices using larger layout parameter 6 or higher drift region doping [7] [8] [9] has been proposed. In this letter, the effect of channel length ͑L ch ͒ on hot-carrier-induced degradation in n-type DEMOS device stressed under high V d and high V g is investigated. Although R on degradation is reduced in longer L ch device, an unexpected larger positive threshold voltage shift ͑⌬V T ͒ is observed. Charge pumping technique and technology computer-aided-design ͑TCAD͒ simulations are performed to understand the mechanism responsible for such an anomalous L ch dependence on ⌬V T .
The cross section of n-type DEMOS transistors used in this letter is shown in the inset of 1 V for all L ch devices. dc hot-carrier stressing is performed at room temperature with the source and bulk connected to ground. Charge pumping technique is carried out to examine the formation of interface state ͑⌬N it ͒ and oxide trap ͑⌬N ot ͒ in channel region during stressing. The pulse with high level fixed at 4 V and low level ͑V gl ͒ varied from −0.4 to 2 V is applied to the gate under a frequency of 500 kHz. To investigate hot-carrier-induced damage located in the channel region, charge pumping current ͑I cp ͒ is measured at source terminal while drain is floating. The stress tests are interrupted periodically to measure the degradation of device parameters ͑including R on and V T ͒ and I cp . TCAD simulations ͑using ATLAS device simulator͒ are also performed to investigate the degradation mechanism for devices with different L ch . Figure 3 shows ⌬V T and R on degradation ͑inset͒ for devices with various L ch . The smaller R on degradation in longer L ch device can be explained by the alleviation of Kirk effect. Because R on degradation is mainly determined by damage in N − drift region rather than damage in channel region, the alleviation of Kirk effect produces less damage in drift region, leading to smaller R on degradation. However, the device with longer L ch produces greater ⌬V T , though the magnitude of II rate in the channel region is smaller as seen in Fig. 2͑a͒ .
To investigate the mechanism responsible for the anomalous L ch dependence on ⌬V T , I cp resulted from damage located in the channel region is examined. The fresh and aged I cp in L ch = 1.4 and 4 m devices are shown in Figs. 4͑a͒ and 4͑b͒, respectively. No apparent lateral shift in I cp spectrum ͑i.e., small ⌬N ot ͒ after stressing is observed in L ch = 1.4 m device. However, a significant rightward shift as a function of time in I cp spectrum ͑i.e., significant negative ⌬N ot ͒ after stressing is observed in L ch =4 m device. Note that the doping profile in channel region is almost uniform, revealing that the rightward shift in I cp spectrum is not caused by doping profile variation. To evaluate hot-carrier-induced ⌬N it in L ch =4 m device, the impact of ⌬N ot on I cp spectrum should be eliminated. This can be achieved by a properly leftward shift of I cp spectrum by the amount of flat-band voltage ͑V fb ͒ shift. V fb is defined as the V g when hole concentration at Si/ SiO 2 interface reaches 10 14 cm −3 . From simulation results, the fresh V fb in channel region is roughly −0.4 V. The resulting I cp due to ⌬N it only is shown in the inset of Fig. 4͑b͒ . I cp increase due to ⌬N it is much greater in L ch = 1.4 m device ͓Fig. 4͑a͔͒ than that in L ch =4 m device ͓inset of Fig. 4͑b͔͒ . This is consistent with results in Fig.  2͑a͒ that II rate in channel region is much greater in L ch = 1.4 m device. From data in Figs. 4͑a͒ and 4͑b͒ , it is suggested that significant ⌬V T in L ch =4 m device is mainly resulted from severe electron trapping in gate oxide above channel region.
To identify the driving force of electron trapping, Fig. 5 shows simulated vertical electric field ͑E y ͒ distribution along channel at Si/ SiO 2 interface ͓cutline is indicated in Fig. 2͑b͔͒ Fig. 2͑b͒ . It is clear that a relatively large portion of potential drop is distributed in N − drift region in L ch = 1.4 m device due to significant Kirk effect, resulting in smaller E y near the gate oxide in channel region. On the other hand, relatively large portion of potential drop ͑especially in vertical direction͒ is distributed in channel region in L ch =4 m device due to the alleviation of Kirk effect, resulting in higher E y near the gate oxide. Note that the peak E y is located in drain side of channel region ͑in Fig. 5͒ , indicating that ⌬V T is caused by ⌬N ot in the gate oxide above the drain side of channel region. I g data in Fig. 1 also reveal that source-side gate current injection is negligible at V g = 20 V. Such a result is quite different from recently published data that significant ⌬V T is due to source-side injection. 10 From the above analysis, it is suggested that the greater ⌬V T in longer L ch device is resulted from severe hotelectron injection and trapping caused by enhanced E y in drain side of channel region.
In this letter, hot-carrier-induced R on degradation is reduced but ⌬V T is greater in n-type DEMOS device with longer L ch . The greater ⌬V T in longer L ch device is attributed to enhanced hot-electron injection and trapping in gate oxide above channel region. The enhanced electron injection is resulted from enhanced E y in drain side of the channel region because of the alleviation of Kirk effect. Results presented in this study suggest that enhanced ⌬V T driven by enhanced channel E y in longer L ch device should be noticed in evaluating the reliability of DEMOS devices.
